Skip to content

Hardware Integration: IMX-5 Module

IMX-5

Pinout

The IMX-5 module is pin compatible with the uINS-3.

Pin Name I/O Description
0 Not Connected - Not connected internally. May be left floating or connected to ground (GND).
1 USB_P I/O USB Data Positive Line
2 USB_N I/O USB Data Negative Line
3 GPS_VBAT - GPS backup supply voltage. (1.4V to 3.6V) enables GPS hardware backup mode for hot or warm startup (faster GPS lock acquisition). MUST connect GPS_VBAT to VCC if no backup battery is used.
4 G1/Rx2/RxCAN/SCL I/O GPIO1
Serial 2 input (TTL)
Serial input pin from CAN transceiver*
I2C SCL line
5 G2/Tx/TxCAN/SDA/STROBE I/O GPIO2
Serial 2 output (TTL)
Serial output pin to CAN transceiver*
I2C SDA line
Strobe time sync input
6 G6/Rx1/MOSI I/O GPIO6
Serial 1 input (TTL)
SPI MOSI
7 G7/Tx1/MISO I/O GPIO7
Serial 1 output (TTL)
SPI MISO
8 G8/CS/STROBE I/O GPIO8
SPI CS
Strobe time sync input
9 G5/SCLK/STROBE I/O GPIO5
SPI SCLK
Strobe time sync input
10 G9/nSPI_EN/STROBE
/STROBE_OUT/DRDY
I/O GPIO9
SPI Enable: Hold LOW during boot to enable SPI on G5-G8
Strobe time sync input or output. SPI data ready alternate location
11,21,P GND - Supply ground
12 nRESET I System reset on logic low. May be left unconnected if not used.
13 G14/SWCLK I/O GPIO14
14 G13/DRDY/XSDA I/O GPIO13
SPI Data Ready
Alt I2C SDA
15 G12/SWO/XSCL I/O GPIO12
Alt I2C SCL
16 G11/SWDIO I/O GPIO11
17 G10/CHIP_ERASE I/O Leave unconnected. CHIP ERASE used in manufacturing. !!! WARNING !!! Asserting a logic high (+3.3V) will erase all IMX flash memory, including calibration data.
18 G4/Rx0 I/O GPIO4
Serial 0 input (TTL)
19 G3/Tx0 I/O GPIO3
Serial 0 output (TTL)
20 GPS_PPS O GPS PPS time synchronization output pulse (1Hz, 10% duty cycle)
22 VCC I 3.3V supply input

*External transceiver required for CAN interface.

Application

Serial Interface

The following schematic demonstrates a typical setup for the IMX-5 module. A rechargeable lithium backup battery enables the GPS to perform a warm or hot start. If no backup battery is connected, GPS.VBAT should be connected to VCC and the module will perform a cold start on power up. If the system processor is not capable of updating the IMX firmware, it is recommended to add a header to an alternate IMX serial port for firmware updates via an external computer. The reset line is not necessary for typical use.

The following are recommended components for the typical application. Equivalent or better components may be used.

Designator Manufacturer Manufacturer # Description
BAT1 Panasonic ML-614S/FN BATTERY LITHIMU 3V RECHARGABLE SMD
D1 Panasonic DB2J31400L DIODE SCHOTTKY 30V 0.03A SMINI2
R1 RES 1.00K OHM 1/16W 1%
C1 CAP CER .10UF 50V X7R 10%

SPI Interface

The SPI interface is enabled by holding the pin 10 low during boot up.

Soldering

The IMX-5 can be reflow soldered. Reflow information can be found in the Reflow Information page of this manual

Hardware Design

Recommend PCB Footprint and Layout

A single ceramic 100nF decoupling capacitor should be placed in close proximity between the Vcc and GND pins. It is recommended that this capacitor be on the same side of the PCB as the IMX and that there not be any vias between the capacitor and the Vcc and GND pins. The default forward direction is indicated in the PCB footprint figure and on the ╬╝INS silkscreen as the X axis. The forward direction is reconfigurable in software as necessary.

Download PDF

Design Files

Open source hardware design files, libraries, and example projects for the IMX module are found at the Inertial Sense Hardware Design repository hosted on GitHub. These include schematic and layout files for printed circuit board designs, and 3D step models of the InertialSense products usable for CAD and circuit board designs.

Reference Design Projects

The EVB-2 and IG-1 circuit board projects serve as reference designs that illustrate implementation of the IMX PCB module.

EVB-2 evaluation board

IG-1 module